

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/992,500	11/06/2001	Ravi Kumar DVJ	P04950 (NATI15-04950)	6797	
759	90 05/20/2004		EXAM	EXAMINER	
Docket Clerk			KINKEAD, ARNOLD M		
P.O. Drawer 800 Dallas, TX 753			ART UNIT	PAPER NUMBER	
Dallas, 1A 75500			2817	2817	
			DATE MAILED: 05/20/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	Applicant(s)			
Office Action Summary		09/992,500	DVJ, RAVI KUMAR	DVJ, RAVI KUMAR			
		Examiner	Art Unit	-			
		Arnold M Kinkead	2817				
Period fo	The MAILING DATE of this communication apports. The MAILING DATE of this communication apports.	pears on the cover sheet w	ith the correspondence address	ş			
THE - External after aft	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply of period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a read within the statutory minimum of thir will apply and will expire SIX (6) MON a cause the application to become Al	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communi BANDONED (35 U.S.C. § 133).	ication.			
Status							
1)⊠	Responsive to communication(s) filed on RCE	<u>04-15-04</u> .					
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.						
3)	Since this application is in condition for allowar	nce except for formal matt	ters, prosecution as to the meri	its is			
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D). 11, 453 O.G. 213.				
Disposit	ion of Claims						
4)⊠	Claim(s) 1-38 is/are pending in the application.						
-,6	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)	Claim(s) is/are allowed.						
6)⊠	6)⊠ Claim(s) <u>1,10,15,24,29 and 34-38</u> is/are rejected.						
7) 🖂	Claim(s) 2-9,11-14,16-23,25-28 and 30-33 is/a	re objected to.					
8)[Claim(s) are subject to restriction and/o	r election requirement.					
Applicat	ion Papers						
	The specification is objected to by the Examine	ır					
	The drawing(s) filed on is/are: a) acc		by the Examiner				
,,	Applicant may not request that any objection to the	· ·					
	Replacement drawing sheet(s) including the correct			121(d).			
11)	The oath or declaration is objected to by the Ex			•			
Priority (under 35 U.S.C. § 119						
12)	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	§ 119(a)-(d) or (f).				
a)	☐ All b)☐ Some * c)☐ None of:	s have been received					
	1. Certified copies of the priority documents have been received.2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the prior		· · · · · · · · · · · · · · · · · · ·	۵			
	application from the International Bureau		10001100 III III3 Hallonal Olage	5			
* (See the attached detailed Office action for a list		received.				
		•					
Attach	n+/c\						
Attachmer 1) Notice	ce of References Cited (PTO-892)	4) Thenious	Summary (PTO-413)	•			
·	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s	s)/Mail Date	1 1.			
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date		nformal Patent Application (PTO-152) Continuation Sheet.	/ L. M			
	radomark Office	O/ 2 V Other. Occ	Sommunion oneer.	WWO			

Continuation of Attachment(s) 6). Other: Please provide related application info.

Art Unit: 2817

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 04-15-04 has been entered.

Response to Arguments

2. Applicant's arguments with respect to claims rejected under the final rection, mailed 12-23-03, have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2817

Claims 1, 10,15, 24, 29, 34,35,36,37, and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Llewellyn(US 5,339,050 of record) and in view of Davis et al (US 5,420,545), Olgaard et al(US 5,939,949) and further in view of Lada, Jr. et al.(US 5,142,247).

The reference by Llewellyn discloses a PLL synthesizer(see figure 2 and col. 5, lines 15-31) which comprises a VCO(210) that receives a control voltage stored on loop filter(209); the vco generates an output clock signal (Fout) determined by the control voltage. A first frequency divider(206) divides the output clock signal to produce a first divided clock signal (Fout/M.)

A second frequency divider(202) is shown to divide a reference frequency Fin by a second divider value N to produce a second divided clock signal (Fin/N.)

A phase – frequency detector(207) is shown for comparing the first and second divided clock signals and generates an UP or DOWN control signal based on the comparison.

A charge pump (208) is shown receiving the UP/DOWN control signals to increase/decrease the frequency control voltage on the loop filter, for charging and discharging the LPF, respectively.. A loop response circuit including DAC(220) and controller(not shown) allows for the Pump current to be adjusted as a function of the divider values(see col. 5, lines 15-31);this suggests that the there is a plurality of ranges from which M is selected(F bit word) so as to allow proper division factor and corresponding pump current magnitude. Also, noted in col. 2, lines 47-65, M, for example, does have an operational range and thus the pump current must be adjusted as the loop goes through coarse tuning and fine tuning with the values for M changing to allow for the desired locking to occur and the current being adjusted according to the varying operational modes of the PLL and divider values within a range. As

Art Unit: 2817

the loop goes from coarse tune to fine tune, the corresponding range for M would change, for example. The method steps being inherent.

The reference does not show control of the resistance in the loop filter(claims 10, and 24) with the divider value changes, however, this is a conventional PLL

LPFcontrol and will be highlighted in the Davis et al reference. The reference also does not describe an integrated circuit for the PLL and a processor operating at a plurality of clock speeds(claim 15). With regards the last two items, integration of these PLL circuits is common practice due to the advances and requirements made in the field. The integration of the PLL elements allow for a more compact package and easier process control as the elements can be fabricated with similar characteristics on each IC substrate;-see for example, the reference to Olgaard et al(US 5,939,949), the summary and background description of the PLL I.C. With regards a processor operating at a plurality of clock speeds, these PLL's are used in systems where a number of clock signals/selectable frequencies are required; see cite to Lada et al, col. 1, lines 33-59 for a data processing system and variable frequency PLL.

With regards the Davis et al reference, figures 1 and 2 dislcose a PLL(10) which comprises a loop filter(see figure 2) whereby as noted in cols. 3-4, in fastlock mode the dividers are changed and also, the loop filter resistance is also changed as a consequence of the dividers being changed so as to allow for a quicker lock response.

In light of the above it would have been obvious for one of ordinary skill in the art at the time of the invention to realize that the PLL of Llewellyn could be implemented as an integrated device, this allowing for a compact and more stable PLL circuit; the PLL integrated circuit is conventional and Olgaard et al is relied upon for showing an example of such. The use of such circuits in systems with processors requiring different clock speeds for synchronizing is conventional and suggested by Lada et al. The Davis et al reference serves to highlight the fact that

Art Unit: 2817

the loop filter is a factor when the divider values are changed to allow for quicker loop response and thus faster lock times, this in addition to pump current control would be part of the Llewellyn PLL to provide a more rapid synchronization which is desireable.

Allowable Subject Matter

3. Claims 2-9,11-14,16-23, 25-28, and 30-33 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The examiner could not find fair suggestion in the prior art for the relationships between pump current levels and divider values,i.e., setting Ic to minimum and other current levels when N is in a range....or setting the resistance R based on the dividers being in a range....

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Arnold M Kinkead whose telephone number is 703-305-3486. The examiner can normally be reached on Mon-Fri, 8:30 am -5 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on 703-308-4909. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7724 for regular communications and 703-308-7724 for After Final communications.

Art Unit: 2817

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed

to the receptionist whose telephone number is 703-308-0956.

Arnold M Kinkead
Primary Examiner

Art Unit 2817

Arnold Kinkead